

EIA/JEP123

EIA/JEDEC PUBLICATION

Guideline for Measurement of Electronic Package Inductance and Capacitance Model Parameters

EIA/JEP123

OCTOBER 1995

ELECTRONIC INDUSTRIES ASSOCIATION
ENGINEERING DEPARTMENT



NOTICE

EIA/JEDEC Standards and Publications contain material that has been prepared, progressively reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

EIA/JEDEC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchases, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such standards shall not in any respect preclude any member or nonmember of JEDEC from manufacturing or selling products not conforming to such standards, nor shall the existence of such standards preclude their voluntary use by those other than EIA members, whether the standard is to be used either domestically or internationally.

EIA/JEDEC Standards and Publications are adopted without regard to whether their adoption may involve patents or articles, materials, or processes. By such action, EIA/JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the EIA/JEDEC Standards or Publications.

The information included in EIA/JEDEC Standards and Publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the EIA/JEDEC organization there are procedures whereby an EIA/JEDEC Standard or Publication may be further processed and ultimately becomes an ANSI/EIA Standard.

Inquiries, comments, and suggestions relative to the content of this EIA/JEDEC Standard or Publication should be addressed to the JEDEC Executive Secretary at EIA Headquarters, 2500 Wilson Boulevard, Arlington, VA 22201.

Published by

©ELECTRONIC INDUSTRIES ASSOCIATION 1995
Engineering Department
2500 Wilson Boulevard
Arlington, VA 22201

"Copyright" does not apply to JEDEC member companies as they are free to duplicate this document in accordance with the latest revision of the JEDEC Publication 21 "Manual of Organization and Procedure".

**PRICE: Please refer to the current
Catalog of EIA, JEDEC, and TIA STANDARDS and ENGINEERING PUBLICATIONS
or call Global Engineering Documents, USA and Canada (1-800-854-7179)
International (303-397-7956)**

Printed in U.S.A.
All rights reserved

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS

CONTENTS

	Page
1 Scope	1
2 Introduction	2
3 Definitions	2
4 Standard test environment	2
4.1 General considerations	2
4.2 Standard test environment implementation	3
4.3 Standard test environment reporting	4
5 The measuring instrument	7
5.1 Instrumentation	7
5.2 Reporting	7
6 Calibration	7
6.1 Reporting	7
7 Measurement frequency range	7
7.1 Reporting	8
8 Test apparatus and procedure for measuring lead inductance	8
8.1 Summary of the method	8
8.2 Test apparatus	8
8.3 Test procedure	9
8.4 Alternative measurement arrangements	10
8.5 Reporting	12
9 Procedure for measuring lead to lead mutual inductance	12
9.1 Summary of the method	12
9.2 Test apparatus	12
9.3 Test procedure	12
9.4 Reporting	13